Extracting Data-Level Parallelism In High-Level Synthesis For Reconfigurable Architectures