Design for soft error tolerance in FPGA-implemented asynchronous circuits