Worst-Case Latency Analysis for the Versal Network-on-Chip