Scaling address translation in multi-core architectures using low-latency interconnects